

## BEST AVAILABLE COPY

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau(43) International Publication Date  
27 September 2001 (27.09.2001)

PCT

(10) International Publication Number  
WO 01/71803 A1(51) International Patent Classification<sup>7</sup>: H01L 21/8247,  
21/8246(US). SUN, Yu; 20395 Glasgow Drive, Saratoga, CA  
95070 (US). HUI, Angela, T.; 362 Pilgrim Loop, Fremont,  
CA 94539 (US). CHAN, Maria, Chow; 3427 San Saba  
Drive, San Jose, CA 95148 (US).

(21) International Application Number: PCT/US01/07975

(74) Agent: RODDY, Richard, J.; Advanced Micro Devices,  
Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-  
3453 (US).

(22) International Filing Date: 12 March 2001 (12.03.2001)

(81) Designated States (national): BR, CN, JP, KR, SG.

(25) Filing Language: English

(84) Designated States (regional): European patent (AT, BE,  
CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,  
NL, PT, SE, TR).

(26) Publication Language: English

## Published:



(30) Priority Data:  
60/190,475 17 March 2000 (17.03.2000) US  
09/728,554 1 December 2000 (01.12.2000) US

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(71) Applicant: ADVANCED MICRO DEVICES, INC.  
[US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA  
94088-3453 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A DUAL SPACER PROCESS FOR NON-VOLATILE MEMORY DEVICES



WO 01/71803 A1

(57) Abstract: In a two-step spacer fabrication process for a non-volatile memory device (1), a thin oxide layer (12) is deposited on a wafer substrate (3) leaving a gap in the core (24) of the non-volatile memory device (1). Implantation and/or oxide-nitride-oxide removal can be accomplished through this gap. After implantation, a second spacer (13) is deposited. After the second spacer deposition, a periphery spacer etch is performed. By the above method, a spacer is formed.

## A DUAL SPACER PROCESS FOR NON-VOLATILE MEMORY DEVICES

### BACKGROUND ART

This invention pertains to a spacer formation process for non-volatile memory devices. In particular, this invention is directed to a method for performing a two-step spacer deposition and etch resulting in the different appearance of a core and periphery of a non-volatile memory device. Additionally, this invention is related to a non-volatile memory device produced by the above method.

A semiconductor contains at least a core and periphery areas. Generally, memory information storage takes place in the core of a semiconductor. Additionally, storage of electronic charge also commonly occurs in the core. The core includes a plurality of core cells. The core cells are arranged in an ordered array known as a core cell array. Each core cell stores one or more bits of data for subsequent retrieval.

Commonly, adjacent the core is the periphery. One function of the periphery is to aid in correct circuitry selection for a certain memory location.

Charge is commonly stored in a separate polysilicon layer that is insulated both above and below the layer. Further, in an additional storage manner, charge is stored in a portion of the core generally known as the oxide-nitride-oxide (ONO) structure. Commonly, oxide functions as an insulator while nitride generally stores charge. The arrangement of the ONO structure facilitates the insulation of charge in the nitride layer by the nitride layer being sandwiched between two insulation oxide layers.

In one past method, the microchip formation process started with a silicon wafer substrate. On the silicon wafer, a bottom-most oxide layer is formed or deposited. This bottom-most oxide layer forms the bottom-most layer of the ONO structure of the core area.

The bottom and the top oxide layers of the ONO structure are formed generally in the same manner. In one manner, different gases, such as Silane, containing at least nitrogen dioxide, flow through a furnace. The silicon wafer and the oxygen from the nitrogen dioxide react to form an oxide layer. The oxide layer crystallizes on the wafer and/or the nitride layer.

The nitride layer, which is sandwiched between the two insulating oxide layers, is formed in a similar manner as the oxide layers. One way of nitride layer formation includes the use of different gases, such as Silane, containing at least silicon, hydrogen, and ammonia, flowing through a furnace. The silicon and the nitrogen from the ammonia react to form silicon nitride that crystallizes on the wafer.

While the core area typically has an ONO structure, the ONO structure is commonly etched away from the periphery area leaving only the bare silicon. A gate oxide is then commonly grown in a furnace on the bare silicon of the periphery area.

Once a gate oxide is grown on the bare periphery area, a doped polysilicon gate layer may be deposited on the gate oxide. The deposition of the polysilicon layer results in "seeds" of polysilicon formed on top of the gate oxide layer and the uppermost oxide layer of the ONO structure.

A prior method of spacer formation included blanket deposition of an oxide non-discriminately over the core and periphery of the wafer. Due to this blanket deposition, and particularly over the polysilicon line the spaces between and the area on top of the polysilicon line has a thinner deposition of oxide in comparison to the edges of the polysilicon lines. The edges of the polysilicon lines have a much thicker deposition of oxide. For

example, when a blanket deposition of an oxide is deposited over polysilicon lines, approximately 1000 Angstroms of oxide fills in the space between polysilicon lines while approximately 2000 Angstroms or more of oxide fills in about the edges of the polysilicon lines. When a spacer etch is performed of approximately 1000 Angstroms, the etch will remove about 1000 Angstroms from the space between the two polysilicon lines. The spacer created at the edges of the polysilicon lines will not be entirely removed and will remain at the edge of the polysilicon lines due to a topographical effect. The height of the spacer at the edge of the polysilicon lines is due to the height (to the first degree) of the polysilicon lines. Whereas, the width of the spacer, that is, the amount it extends from the polysilicon lines into the space between two polysilicon lines, will be about 2/3 the length of the original spacer deposition. In the example immediately above of a deposition of 1000 Angstroms of an oxide, a spacer of an oxide deposition of approximately a 600 to a 650 Angstrom width extending outward and into the space located between two polysilicon lines will be formed.

In some prior methods, vertical etching was performed to form a spacer between the polysilicon lines. The etch uniformly removed oxide between the polysilicon lines and above the polysilicon lines. Yet, due to a topographical effect, the vertical spacer etch still left a thicker oxide layer at the edge of the polysilicon lines. For example, if approximately 2000 Angstroms of oxide was deposited at the edge of a polysilicon line, the spacer vertical etch would remove only approximately 1000 Angstroms of oxide while leaving approximately 1000 Angstroms of oxide at the edge. Upon deposition and prior to etch, the deposition of the oxide in the area that will form the spacer at the edge of the polysilicon lines is substantially thicker than the deposition occurring between the polysilicon lines. Little if any oxide deposition may be left between the polysilicon lines, beyond that at the edge of the polysilicon lines, after the spacer etch is performed.

The oxide spacer acts as a mask for the polysilicon line prior to the implantation step. In non-volatile memory device manufacture, it is desirable to dope the area between the polysilicon lines. Doping the silicon between the polysilicon lines forms source and drain areas. Therefore, it is generally desirable to mask or "cover" certain areas of the wafer to prevent implantation at those areas. The oxide spacer blocks the implants from being too close to the polysilicon line. It does so by "spacing" the implants from the transistor area. The etch removes the mask so implantation may occur.

Using prior methods, the non-volatile memory device core may nearly completely fill with the oxide spacer. In prior methods, the manner in which the oxide is deposited results in the polysilicon lines appearing as if they had grown together. Then, when the spacer etch is performed, hardly any exposed silicon results in the area between polysilicon lines. The presence of the oxide covering the area between the two polysilicon lines makes implantation more difficult. Therefore, by some of the prior methods, implantation in the area between the polysilicon lines had to occur before core spacer formation.

#### DISCLOSURE OF INVENTION

The present invention relates to an improvement in semiconductor devices, and a method for making such semiconductor devices. The following description is presented to enable one of ordinary skill in the art to make and use the illustrative embodiment and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiment will be readily apparent to those skilled in the art and the generic principles herein may be applied to other embodiments. Thus, the present invention is not

intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein.

In one aspect of the present invention, a first oxide layer is deposited over the polysilicon lines. The first oxide deposition covers the area above the polysilicon lines as well as the area between polysilicon lines. This first oxide deposition does not fill up the space between the polysilicon lines. Following the first oxide deposition, the core and periphery areas may be etched removing a portion of the deposition. A spacer is formed adjacent the edge of the polysilicon lines. Subsequently, the area between polysilicon lines may be implanted or doped. The different structure of the core and periphery is provided by performing core specific implants, doping, or ONO/gate oxide removal in the gap between polysilicon lines defined by the first spacer. Next, a second oxide spacer may be deposited over the periphery and core. Unless either or both the periphery and core has been masked off with a resist, the second spacer is formed in both the periphery and the core. The second spacer width is defined by periphery circuit needs. Subsequent the second spacer deposition, a second spacer etch is performed over both the core and periphery but targeted to the particular needs of the periphery.

#### BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 shows a side view of a prior art non-volatile memory device after poly-etching showing two polysilicon lines.

FIG. 2 shows a prior art side view of a non-volatile memory device after the first spacer deposition.

FIG. 3 shows a prior art non-volatile memory device after the first spacer etch.

FIG. 4 shows a side view of an oxide or nitride spacer between two polysilicon lines of an embodiment of the present invention.

FIG. 5 shows a side view of the core area after the second spacer etch one embodiment of the non-volatile memory device.

FIG. 6 shows a side view of the core area after the second spacer etch of an embodiment of the non-volatile memory device.

#### MODES FOR CARRYING OUT THE INVENTION

In FIG. 1 shows a prior art non-volatile memory device 1 after polysilicon etching. Two polysilicon lines 4 are deposited on the substrate 3. FIG. 2 shows a prior art non-volatile memory device 1 after a first oxide layer 12 is deposited over and in the area between 8 the two polysilicon lines 4. In FIG. 3, a prior art non-volatile memory device 1 is shown after performance of a first spacer etch showing the spacer 12' (where prime in the figures represents a spacer formed from the oxide layer deposition). Implantation occurs in implantation area 8'. As shown in FIG. 4, in one aspect of the present invention, a first oxide layer 12 is deposited over the polysilicon lines 4. The oxide deposition covers the area above the polysilicon lines 4 as well as the area x between polysilicon lines 4. This first oxide deposition 12 does not completely fill up or level off the area x between the polysilicon lines 4. After the first oxide deposition 12, the area x between polysilicon lines 4 in both the core 24 and periphery 28 are etched. This forms the spacer 12'. Following spacer formation, a portion of the gate oxide may be removed. Subsequently, an implantation area 20 between the polysilicon lines 4 may be implanted or doped. Next, as shown in FIGS. 4 and 5, a second oxide spacer 13 may be deposited in the periphery 28 and core 24. Subsequent the second spacer 13 deposition, a second spacer etch is performed over the periphery 28 area and core 24. The doping of the periphery effects the appearance of the periphery 28. As shown in FIG. 6, this second

etch provides for a near absence of implant in the area between the polysilicon lines 4 in the periphery 28 of the non-volatile memory device 1.

This is in contrast to the core 24 of the non-volatile memory device 1 that, after the second spacer etch, still has dopants implanted into the silicon located between the spacers 12' and under the spacer 13'.

The first oxide layer deposition 12 has an approximate thickness of less than one-half  $x$  (1/2 $x$ ) where  $x$  represents the distance between the edges 16 of each polysilicon line 4. For example, if the distance between edges 16 of the two polysilicon lines 4 is approximately 1000 Angstroms, less than 500 Angstroms of a spacer deposition would be used to fill the gap between the two edge areas 16 of the polysilicon lines 4.

At some point after the oxide deposition 12, which is of a generally reduce thickness than commonly applied, a spacer etch forms a space between the polysilicon lines 4 by removing some of the oxide layer 12 which was deposited.

In the resulting space 20, implantation or removal of the ONO or gate oxide can occur. After implantation occurs, a second spacer deposition 13 is performed. The amount of the second spacer deposition 13 is dependent upon the overall spacer 12' requirements. For example, if the deposition requirement overall of the spacer 12' is approximately 1000 Angstroms, and in the first spacer deposition 12 less than 500 Angstroms was deposited, the second spacer deposition 13 is sufficient to produce a 1000 Angstrom deposition overall in the area between the two polysilicon lines 4.

FIG. 4 depicts the non-volatile memory device 1 after the second deposition 13 of the spacer oxide. FIG. 5 depicts one embodiment of the core 24 of the non-volatile memory device 1 after the second spacer etch. Implantation or doping occurs in the area formed after the first spacer etch located between the two polysilicon lines 20. FIG. 6 represents one embodiment of the periphery 28 of the non-volatile memory device 1 after the second spacer etch. As is apparent, the core area 24 after the second spacer etch is devoid or nearly devoid of oxide and has generally the appearance of FIG. 6. If the core 24 area is masked in the implantation area 20 of the silicon wafer or substrate, then oxide deposition may still be found between the first spacers 12' and the core has generally the appearance of FIG. 5. Whereas, in contrast, the periphery 28 does not have oxide remaining in the area located between the first spacer 12' as generally in FIG. 6. One embodiment of a nonvolatile memory device 1 made by the method of the present invention has a distinguishable core 24 and periphery 28 area.

In an alternative embodiment, the core 24 and the periphery 28 of the integrated circuit both have the appearance of the circuit as depicted in FIG. 6. In this embodiment, the implants located in the implantation area 20 in the core 24 and the periphery 28 differ. This difference in implant between the core 24 and the periphery 28 can be accomplished by masking the core 24 and/or periphery 28 during implantation.

In yet another embodiment, implantation of core 24 occurs after the performance of first spacer etch. Whereas, implantation occurs in the periphery 28 only after both the first and the second oxide deposition is preformed and the second spacer etch. In order not to etch the core 24 during the second spacer etch, the core 24 is covered with resist during the second spacer etch. In this manner, the core 24 receives neither the second deposition nor undergoes the second spacer etch. The resulting core 24 has the appearance depicted in FIG. 5. The periphery has the resulting appearance of FIG. 6.

In yet a further embodiment, implantation of periphery 28 occurs after the performance of first spacer etch. Whereas, implantation occurs in the core 24 only after both the first and the second oxide deposition is preformed and the second spacer etch. In order not to etch the periphery 28 during the second spacer etch, the

periphery 28 is covered with resist during the second spacer etch. In this manner, the periphery 28 receives neither the second deposition nor undergoes the second spacer etch. The resulting core 24 has the appearance depicted in FIG. 6. The periphery 28 has the resulting appearance of FIG. 5.

The discussion above is descriptive, illustrated and exemplary and not to be taken as limiting the scope defined by the appended claims. Of course, it should be understood that a wide range of changes and modifications could be made to the embodiment described above. For example, the thickness of the spacer layers may vary. Thus, it is intended that the foregoing detailed description be regarded as illustrative rather than limiting and that it be understood that it is the following claims, including all equivalents, which are intended to define the scope of this invention.


## CLAIMS

We claim:


1. A method for forming a spacer, comprising:  
depositing an oxide layer over a polysilicon line of a core and periphery area;  
performing a first spacer in the core and periphery area;  
implanting an area located between polysilicon lines in the core area;  
applying a second oxide layer over the core and periphery areas; and  
performing a second spacer etch over the periphery area wherein a difference appearance of the core and periphery areas is produced.
2. The method of claim 1 wherein the first oxide deposition has a thickness of less than one-half the distance between a periphery of the polysilicon lines.
3. A non volatile memory device made by the method of claim 1.
4. A non volatile memory device made by the method of claim 2.

**FIG.1**  
PRIOR ART





1/1



**FIG.2**  
PRIOR ART



**FIG.3**  
PRIOR ART

**FIG.4****FIG.5****FIG.6**

**INTERNATIONAL SEARCH REPORT**

International Application No  
PCT/US 01/07975

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H01L21/8247 H01L21/8246

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 037 222 A (HUANG JENN MING ET AL) 14 March 2000 (2000-03-14) the whole document	1-4
X	US 5 933 730 A (CHANG CHI ET AL) 3 August 1999 (1999-08-03) the whole document	1-4
X	US 5 329 482 A (NAKAJIMA HIDEHARU ET AL) 12 July 1994 (1994-07-12) the whole document	1, 3
A	US 5 552 331 A (HSU JAMES J ET AL) 3 September 1996 (1996-09-03) abstract	2, 4
A		1-4

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

\* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the International filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the International filing date but later than the priority date claimed

- \*T\* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*S\* document member of the same patent family

Date of the actual completion of the International search	Date of mailing of the International search report
5 September 2001	12/09/2001
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patenttaan 2 NL - 2280 HV Rijswijk Tel (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  Albrecht, C

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International Application No

PCT/US 01/07975

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 6037222	A	14-03-2000	NONE		
US 5933730	A	03-08-1999	US	6160317 A	12-12-2000
US 5329482	A	12-07-1994	JP	5102428 A	23-04-1993
US 5552331	A	03-09-1996	EP	0780023 A	25-06-1997
			JP	10505961 T	09-06-1998
			WO	9703470 A	30-01-1997

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.